This paper presents an efficient diagnosis scheme for RAMs. Three March-based algorithms are proposed to diagnose simple functional faults of RAMs. A March-15N algorithm is used for locating and partially diagnosing faults of bit-oriented or word-oriented memories, where N represents the address number. Then a 3N March-like algorithm is used for locating the aggressor words (bits) of coupling faults (CFs) in word-oriented (bit-oriented) memories. It also can distinguish the faults which cannot be identified by the March-15N algorithm. Thus, the proposed diagnosis scheme can achieve full diagnosis and locate aggressors with (15N + 3mN) Read/Write operations for a bit-oriented RAM with m CFs. For word-oriented RAMs, a March-like algorithm is also proposed to locate the aggressor bit in the aggressor word with 4 log 2 B Read/Write operations, where B is the word width. Analysis results show that the proposed diagnosis scheme has higher diagnostic resolution and lower time complexity than the previous fault location and fault diagnosis approaches. A programmable built-in self-diagnosis (BISD) design is also implemented to perform the proposed diagnosis algorithms. Experimental results show that the area overhead of the BISD is small -only about 2.17% and 0.42% for 16 K×8-bit and 16 K×128-bit SRAMs, respectively.
Introduction
With the increasing density and area of embedded memories in system-on-chips (SOCs), the yield of most systemon-chips SOCs is dominated by the embedded memories. Therefore, efficient memory yield-improvement techniques play an important role for increasing the SOC yield. Diagnosis and repair techniques are two widely used yieldimprovement methodologies. Manufacturing errors and defects should be diagnosed so that the memory quality, reliability, and yield can be improved. To avoid the manufacturing defects, embedded memories are often equipped with diversified redundancy elements (spare rows and/or spare columns) for fault repair [1] . The built-in self-repair (BISR) techniques are gaining popularity for embedded memories in SOCs. In BISR designs, redundancy allocation algorithms have heavy impact on the repair efficiency [1] - [4] . However, not only the redundancy allocation algorithms, but also the diagnosis ability of the applied test algorithms affects the repair efficiency [3] - [6] of the BISR.
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Various two-cell coupling faults (CFs) have been considered as important faults for random access memories (RAMs) [7] . A two-cell CF consists of one aggressor (coupling cell) and one victim (coupled cell). In the diagnosis point of view, the aggressor position of a CF should be located such that we can identify the source of errors or defects. However, most of diagnosis algorithms only can identify the positions of victims. In the repair point of view, redundancies (spare elements) typically are used to replace the victim cells of CFs. However, an aggressor may cause multiple victim cells such that the defective RAM has too many faulty cells and/or the distribution of faulty cells cannot be completely replaced with available redundancy elements [6] . Then the RAM will be considered as unrepairable, even it is enough to cover the aggressor cell with one redundancy element [6] . On the other hand, it is possible that some CFs are repaired by replacing their aggressors and other CFs are repaired by covering their victims. For example, a diagnosis algorithm that can locate stuck-at faults (SAFs) and victims/aggressors for passive as well as active coupling faults was described in [5] . Together with the spare allocation algorithms, the amount of redundancy required to repair a given set of faults can be reduced. Therefore, efficient diagnosis techniques are very important for enhancing the repair efficiency, in addition to the use for improving the manufacturing process.
Many diagnosis and fault location methodologies have been proposed. For the purpose of memory repair, the defective bits must be identified. Some traditional tester-based location algorithms for bit-line and word-line faults are reported in [7] , and in [8] more fault-location algorithms are reported. To ensure the accurate determination of fault locations without aliasing, a diagnosis algorithm used for a BISR design was reported in [9] . An approach for improving the diagnostic capability of march tests was presented in [10] . The modified march tests can distinguish different kinds of coupling faults, except that they cannot distinguish the idempotent coupling fault (CFid) from the state coupling fault (CFst). In [11] , a 12N march test was proposed to distinguish between single-cell and multiple-cell faults, such as CFs. Later, a diagnosis approach based on a combination of fault decomposition and output tracing of the memory outputs during test application also was reported in [12] . A March-17N diagnosis algorithm which can distinguish the simple CFs (including CFst, CFid, and inversion CF) and SAFs of bit-oriented and word-oriented memories was presented in [13] . A 3N March-like algorithm was also pro-posed to locate the aggressor bits (words) of CFs (inter-word CFs) in bit-oriented (word-oriented) memories. In [6] , a 12N March CL algorithm for fault detection and partial diagnosis was reported. Also, a 4N March-like algorithm is used to locate the aggressor bits (words) of some CFs (interword CFs) in bit-oriented (word-oriented) memories. Moreover, a 9(1 + log 2 B) March-like algorithm was proposed to locate the aggressor bit in the aggressor word, where B is the word width. However, this diagnosis scheme can not achieve full diagnosis.
In this paper we propose an efficient diagnosis scheme for bit-oriented and word-oriented RAMs. The diagnosis scheme is composed of three March-based algorithms. A March-15N algorithm is used for fault detection and partial diagnosis of CFs (inter-word CFs) in bit-oriented (wordoriented) RAMs. Then a 3N March-like algorithm can be used to locate the aggressor bits (words) of CFs (inter-word CFs) in bit-oriented (word-oriented) RAMs. Moreover, the 3N March-like algorithm can identify the faults which are not distinguished by the March-15N algorithm. Therefore, if fault diagnosis and aggressor location are required, the proposed scheme can achieve full diagnosis and locate aggressors with 15N + 3mN Read/Write operations for a RAM with m CFs. Finally, a March-like algorithm is used for locating the aggressor in the aggressor word with 4 log 2 B Read/Write operations, where B is the number of bits of a word. Compared with the previous fault location and diagnosis methods, the proposed diagnosis scheme has higher diagnostic resolution and lower time complexity. A programmable built-in self-diagnosis (BISD) design is also implemented to perform the diagnosis algorithms. Experimental results show that the area overhead of the BISD is only about 2.17% and 0.42% for 16 K×8-bit and 16 K×128-bit SRAMs.
The rest of this paper is organized as follows. Section 2 defines the targeted faults and reviews the concept of diagnosis with fault dictionary. Section 3 describes the proposed diagnosis scheme. Section 4 introduces the BISD design for performing the proposed diagnosis algorithms. Section 5 summaries the results of analysis and experiment. Finally, Sect. 6 concludes this paper.
Preliminary

Fault Models and Notations
In this paper we will consider only faults within the cell array since the cell array dominates the silicon area of the memories. The following simple functional fault models are considered [14] , [15] : (1) Stuck-at fault (SAF) -the defective cell permanently contains a 0, i.e., SAF(0), or a 1, i.e., SAF(1), and cannot be changed. A more detailed notation is used for ease of presentation of our diagnosis algorithms. Following the definition in [13] , by taking into account the relative positions of the aggressor and victim of CFs, we denote CF(A p ,A s ,V s ) as the CF for bit-oriented RAMs or the inter-word CF for wordoriented RAMs, where A p ∈{H,L} denotes the relative addressing position (higher address or lower address) of the aggressor with respect to the victim, A s ∈{0,1,↑,↓} represents the aggressor state that activates the fault, and V s ∈{0,1, } is the faulty state of the victim. The symbol stands for either ↑ or ↓. For example, for bit-oriented RAMs CFid(L,↑,0) denotes an idempotent coupling fault where the possible aggressor is located at a lower address than the victim, and when the aggressor undergoes a ↑, the victim is forced to 0 regardless of its original state.
Subsequently, a more detailed notation for algorithm representation also is described. Again, the definitions in [13] Table 1 The fault dictionary for the March C− algorithm.
Diagnosis with Fault Dictionary
March tests are widely used for memory fault detection and diagnosis due to their linear time complexity with respect to the memory size. A march test consists of a finite sequence of march elements. Each march element contains a finite number of Read/Write operations to all cells (words) according to a prespecified address sequence of bit-oriented (word-oriented) memories, which can be ascending (⇑), descending (⇓), or either ( ). Memory diagnosis based on the concept of fault dictionary was reported in [16] . For a given test algorithm, a fault dictionary can be constructed, which describes the relation between the faults and their corresponding syndromes [16] . If a fault is detected by a march test algorithm with l Read operations, the March syndrome [13] of the fault is defined as (E 0 E 1 · · ·E l−1 ), where E i =0 (1) represents that the ith Read operation of the test algorithm has returned a correct (faulty) value. For example, Table 1 depicts a fault dictionary [13] for the March C− algorithm [7] ({ (w0); ⇑ (r0, w1); ⇑ (r1, w0); ⇓ (r0, w1); ⇓ (r1, w0); (r0)}). As the table shows, for example, the March syndrome for SAF (0) is (01010). The faults of different syndromes can be distinguished. For those faults of identical syndrome, a more efficient algorithm has to be derived. For example, the faults {CFst(L,0,0), CFst(H,1,0), CFid(L,↓,0), CFid(H,↑,0)} have the same March syndrome (01000). Thus theses faults cannot be distinguished when applying March C− algorithm [13] . Figure 1 depicts the proposed diagnosis flows for bitoriented and word-oriented RAMs. For diagnosing bitoriented RAMs, a March-15N algorithm is first used for fault detection and partial diagnosis as shown in Fig. 1(a) . The algorithm can partially distinguish different types of CFs. Although full diagnosis for CFs is not achieved by the algorithm, the faults with the same syndrome have the following characteristics: (1) in each group of undistinguished faults the possible relative positions of aggressors with respect to the victims are different; (2) in each group of undistinguished faults the aggressor activation states are different. Therefore, a 3N March-like test which can identify the location of an aggressor is proposed to distinguish the CFs with identical syndrome. That is, the 3N March-like algorithm is used for locating the aggressor bits of CFs. Then, the fault types which are not identified by the March-15N algorithm can be distinguished according to the state of the aggressor identified by the 3N March-like test. For example, consider a group of undistinguished faults {CFst(L,0,0),CFst(H,1,0)}. The aggressor activation states of the two faults are different. Also, the relative positions of aggressors are the different. If the aggressor of a CF is located, then we can know the fault type of the detected CF. Therefore, the full diagnosis can be done with the 15N March test and the 3N March-like test. Figure 1 (b) depicts the proposed diagnosis flow for word-oriented RAMs. The 15N March test with solid data backgrounds (all-0 and all-1 data backgrounds) can partially distinguish different types of inter-word CFs. Then the 3N March-like test with solid data backgrounds is used to identify the state of the aggressor word, such that the inter-word CFs can fully distinguished. Finally, a 4 log 2 B algorithm is used to locate the aggressor bit in the aggressor word which is located by the 3N March-like test, where B is the word width. Note that the diagnosis of intra-word CFs is not discussed in this paper. One diagnosis algorithm for intra-word CFs has been proposed in our previous work [13] .
Efficient Diagnosis Scheme for RAMs
Bit-Oriented RAM Diagnosis
The proposed March-15N diagnosis algorithm for bitoriented RAMs is shown as follows:
As described in Sect. 2 the March syndrome of every fault consists of 10-bit binary data for the March-15N algorithm since the algorithm has 10 Read operations. Table 2 lists the fault dictionary for the March-15N algorithm. For example, the March syndrome of SAF (0) is (0110001100). Table 2 is derived by the following analysis steps. The first march element (w0) initializes the memory state to all-0. Subsequently, test operations in the second march element, i.e., ⇑(r0,w1,r1), are executed in ascending address sequence. If the memory has SAF(1), CFst(H,0,1), and CFst(L,1,1) faults, the r0 operation can detect them, since the states of all the cells with lower (higher) addresses than the victim are all 1s (0s) when the operation reads the data of the victim. For example, consider a 4-bit memory and the r0 operation detects a fault in the second bit. If the fault is CFst, the possible aggressors include the first bit (1) and the third and fourth bits (00). Thus the fault may be CFst(L,1,1) or CFst(H,0,1). On the other hand, if the fault is CFid or CFin, the aggressor is the first bit since only the first bit undergone a transition. Therefore, the r0 operation also can detect CFid(L,↑,1) and CFin(L,↑, ), since the cells with lower addresses than the victim have undergone a ↑ transition. The second Read operation (r1) in the second march element can detect SAF(0), CFst(H,0,0), and CFst(L,1,0), since the states of the cells with lower (higher) addresses than the victim cell are all 1s (0s). Note that this Read operation cannot detect CFid and CFin since the fault effect has been erased by the previous Write operation. The various fault types detected by the other Read operations can be derived by similar analysis steps.
As Table 2 shows, not all faults in the fault dictionary have different March syndromes. Table 3 lists four groups of faults with identical March syndromes. Thus if a fault has Table 2 Fault dictionary for the March-15N algorithm. one of the four syndromes, the fault type cannot be identified. However, we can see that the faults in each group have the same victim state. Also, for the faults in each group, the A p of one fault is higher than the victim and the A p of the other fault is lower than the victim. Therefore, if a faulty cell is detected and its March syndrome is the same as one of the four groups, the fault can be identified by locating its aggressor position. This is one of major advantages of the March-15N algorithm. For example, if a faulty cell (victim) has the March syndrome (0010001000), the fault may be either a CFst(L,0,0) or a CFst (H,1,0) . Subsequently, if the aggressor of the fault is located and its address number is lower than the victim, the fault is a CFst(L,0,0). Otherwise, the fault is a CFst (H,1,0) . Table 4 lists the proposed March-like algorithms used to locate the aggressors of different types of CFs. The MLA1 [13] can locate the aggressors of the CFs with different March syndromes. In MLA1, if the possible aggressor position of a CF is at the lower address (higher address) than the victim, algorithm 1a (1b) is applied to locate the aggressor. For example, assume that a CF(L,0,1) is detected by the March-15N algorithm. Then 1a of MLA1 is used to locate the aggressor of the fault, since the March syndrome of the fault is different from the other March syndromes (see Table 2 ) and the possible aggressor position is at lower address than the victim. That is, if the faulty cell is the third bit in an 8-bit memory, the algorithm {⇑ On the other hand, if a fault belongs to the four groups shown in Table 3 , the MLA2 can locate the aggressor of the fault. In MLA2, the state A of the march elements with ascending (descending) address sequence is determined by the fault whose aggressor address is lower (higher) than the victim address. For example, if a fault is detected and its syndrome is the same as that of the faults in Group 1, the corresponding algorithm MLA2 is {⇑ For example, assume that an 8-bit memory has a CF in the fourth bit as shown in Fig. 2(a) and the obtained March syndrome of the fault is (0000000100) after finishing the March-15N test. Thus the fault belongs to the Group 3, i.e., the fault is either a CFid(L,↑,0) or a CFid(H,↓,0). So the algorithm {⇑ 4 (w0,r 3 1)} is applied to locate the aggressor. When the first three march elements are completed, the status of the 8-bit memory is depicted in Fig. 2(b) . Subsequently, the march element ⇑ 2 0 (w1,r 3 1) is executed from Address 0 to Address 2. As soon as the r 3 1 returns 0, the aggressor is located and the fault type is also identified, i.e., the fault is CFid(L,↑,0). In contrast, if the aggressor is located until the last march element is executed, the fault is CFid (H,↓,0) . Similarly, the faults in the other groups also can be distinguished by the MLA2. Thus the MLA2 not only can locate the aggressors but also can distinguish the faults in the four groups shown in Table 3 . The time complexity of the MLA1 and MLA2 is 3N for an N-bit memory. Note that the test complexity increases with the number of CFs. That is, if a memory has m CFs, 3mN test operations are needed. Therefore, the fault location and diagnosis complexity is (15+3m)N for a bit-oriented memory with N addresses and m CFs. Then all the target CFs can be distinguished and their aggressors can be located.
Word-Oriented RAM Diagnosis
For word-oriented memories with B-bit words, the diagnosis scheme is performed with three March-based algorithms. As described above we do not consider the intra-word CFs diagnosis in this paper. One diagnosis algorithm for intraword CFs is reported in [13] . First, the March-15N algorithm with all-0 and all-1 data backgrounds are applied to detect and partially diagnose the SAFs and inter-word CFs. The March-15N algorithm for word-oriented memories is depicted as follows: { (w0); ⇑ (r0, w1, r1); ⇑ (r1, w0, r0); (r0); ⇓ (r0, w1, r1); ⇓ (r1, w0, r0); (r0)}, where 0 and 1 represent all-0 and all-1 data backgrounds, respectively. Similar to the bit-orient memory diagnosis, the march syndromes of different SAFs and inter-word CFs are the same as the Table 2 . The aggressor words of CFs detected by the March-15N also can be located by the MLA1 and MLA2. Note that the states of A and V in MLA1 and MLA2 now are replaced by all-0 or all-1 data. The MLA2 also can identify the inter-word CFs in the four groups as shown in Table 3 .
The major difference between bit-oriented memory diagnosis and word-oriented memory diagnosis is that the aggressor bit in an aggressor word should be located. A March-like algorithm (MLA3) is proposed to locate the aggressor bit in an aggressor word. The MLA3 is described as follows: Thus algorithm {(w 5 00000000, w 3 11111111); (w 5 00001111, r 3 11111111, w 3 11111111); (w 5 00111100, r 3 11111111, w 3 11111111); (w 5 01101001, r 3 11111111, w 3 11111111)} is used for locating the aggressor bit. In this case, the algorithm has three Read operations. Thus the results of the three Read operations may be one of the 8 sequences (UUU, UUE, UEU, UEE, EUU, EUE, EEU, EEE), where U and E represent that the corresponding Read operation returns an unexpected and expected data, respectively. Therefore, an adaptive analysis procedure is needed to locate the aggressor bit in an aggressor word. For example, if the three Read operations return the results in sequence are (UUU), the aggressor bit can be located in the following analysis steps: (1) step 1 -the first Read operation returns an unexpected data, so the possible aggressor bit is (xxxxpppp), where x and p denote the impossible and possible aggressor position, since the data (00001111) is written into the aggressor word and the aggressor activation state is 1 for the CFst(H,1,0); (2) step 2 -the second Read operation returns an unexpected data, so the possible aggressor position is (xxxxppxx), since the data (00111100) is written into the aggressor word; (3) step 3 -the third Read operation returns an unexpected data, so the aggressor bit is (xxxxxpxxx), i.e., the fourth bit is the ag-gressor, since the data (01101001) is written into the aggressor word. The other conditions can be analyzed in a similar way. Table 6 lists the position of the aggressor corresponding to each sequence. For a memory with B-bit words, the number of Read operations of the MLA3 is log 2 B.
BISD Implementation
We have designed a BISD circuit which architecture is similar to that reported in [17] ; however, the implementation of the controller of the BISD is much different. Figure 3 depicts the block diagram of the BISD design. The BISD design consists of a controller (CTR), a test pattern generator (TPG), and a fault site indicator (FSI). The FSI major serves a parallel to serial converter. The TPG generates the test stimuli including address and data background for the RAM under diagnosis. Therefore, the TPG is implemented with an address counter and a data background generator. The CTR controls overall test and diagnosis operations of the BISD design. In our BISD design, the CTR has two different operation modes: test/diagnosis and aggressor-location modes. The BISD mode selection (BMS) signal determines the CTR is in which mode. In test/diagnosis mode, i.e., BMS=1, the BISD function is programmable. The programmability is designed at march-element level. Thus, a test command represents a march element. In this mode, test commands for representing a desired diagnosis algorithm are shifted into the CTR through the BISD Scan In (BSI) port. Once a test command arrives at the command register, the CTR loads the test command into the TPG by the CMD bus. Also, the CTR asserts the ENA signal to enable the TPG. Thus, when the TPG receives the enable signal, it begins to generate the desired test patterns according to the command on CMD bus. If the TPG completes the test pattern generation of the corresponding test command, it issues a done signal (DNE) to inform the CTR. When the CTR receives the asserted DNE signal, it disables the signal ENA. Also, if the Fig. 3 Block diagram of the BISD design [17] . TGO is high, no fault is detected. Then the next test command can be shifted into the CTR again and the test procedure is repeated. On the contrary, if the TGO is low, the memory is defective. Note that the BGO (BISD go/nogo signal) is connected to TGO. In aggressor-location mode, i.e., BMS=0, the two-bit BISD algorithm selection (BAS) signal determines which aggressor location algorithm will be used to locate the aggressor. All the aggressor location algorithms (MLA1, MLA2, and MLA3) are embedded in the CTR with test commands. Figure 4 shows the block diagram of the CTR. The CTR contains an FSM, a command register, and a ROM. The FSM generates controlling signals according to the input signals. The command register can store the imported command. The ROM stores commands for the test algorithms MLA1a, MLA1b, MLA2, and MLA3. The user can select the test algorithm through the BAS signals. If the binary values of BAS are 00, 01, 10, or 11, then the test algorithm MLA1a, MLA1b, MLA2, or MLA3 is selected to locate the aggressor.
We define two different formats for test command as shown in Fig. 5 . The upper figure shows the format of test command for test/diagnosis algorithms, where the format is the same as that in [17] . The U/D denotes the addressing sequence of test operations is ascending address sequence or descending address sequence. The OP encodes various combinations of test operation within a march element. In this BISD design, 5-bit OP is used to encode at most 32 different test operations, such as wD, rD, rDwDrD, rDwDwD, etc., where D denotes the written data or expected data. The width of Data field is log 2 B+1 for a RAM with B-bit words, such that one of the data backgrounds shown in Table 5 and all-0 data background can be specified. In the aggressorlocation mode, the BISD executes one of the embedded aggressor-location algorithms (MLA1, MLA2, or MLA3) . The lower test command format shown in Fig. 5 is used for the test commands representing the aggressor-location algorithms, where the definitions of A, V, a, and v are described in Sect. 2.1.
We have designed the BISD circuit with Verilog RTL using TSMC 0.25 µm technology. Table 7 summarizes the hardware cost and performance of BISD designs for different memory configurations. The area overhead of the BISD design for 128 K-bit memory and 2M-bit memory is about 2.17% and 0.42%, respectively. Apparently, the BISD design only represents a small amount of area cost. On the other hand, the area cost of the BISD design is heavily affected by the word width of the memory under test. As Table 7 shows, the ratio of the BISD area for 16 K×8-bit memory to that for 16 K×128-bit memory is only about 48.5%. However, the cycle time of the BISD design is only slightly affected by the word width of the memory under test. The difference of cycle time of the two BISD designs only 0.2 ns.
Analysis and Comparison
The previous diagnosis schemes reported in [6] , [11] , [13] are compared with ours. In the sequel the diagnosis schemes reported in [11] , [13] , and [6] are denoted as Diagnosis 1, Diagnosis 2, and Diagnosis 3, respectively. Table 8 summarizes the features of these approaches and proposed approach. Each approach uses a two-phase diagnosis procedure for distinguishing different CFs (inter-word CFs) and locating aggressor bits (words) of bit-oriented (wordoriented) memories. The algorithm in Phase 1 is used for distinguishing different fault types. The algorithm of Phase 2 is used for identifying the aggressor bits (words). To evaluate the diagnostic capability of the algorithms, the diagnostic resolution is defined as the ratio of the number of distinguished faults to the number of all target faults [13] . The number of target faults is 22, as listed in Table 2. As  Table 8 shows, when only Phase-1 diagnosis algorithm is considered, Diagnosis 2 has the best diagnostic resolution with 17N test complexity. Diagnosis 3 and ours have the same diagnostic resolution. Diagnosis 1 has the worst diag- nostic resolution. However, when both Phase-1 and Phase-2 diagnosis algorithms are applied, the diagnostic resolution is increased to 86.4% and 100% for Diagnosis 1 and Ours, respectively. Subseqently, we explain why the diagnostic resolution of the proposed diagnosis scheme can be boosted to Table 9 Faults that cannot be distinguished.
Algorithm
Fault groups with the same syndrome
Fig. 6
Complexity with respect to the number of CFs. 100% when the Phase-2 algorithm is also applied. Table 9 summarizes the fault groups that cannot be distinguished by the Phase 1 algorithms of Diagnosis 1, Diagnosis 3, and ours. We get a further investigation on these fault groups. As described in Sect. 3.1, the faults in the four groups of ours can be identified by the algorithms for locating the aggressors. However, the Diagnosis 1 has one fault group {CFst(H,1,0),CFid(H,↑,0),CFst(L,1,0)} in which the CFst(H,1,0) and CFid(H,↑,0) cannot be identified even the possible aggressor is located, since their possible aggressor positions and activation states are the same. Similarly, the faults in the four groups of Diagnosis 3 all cannot be distinguished by the algorithms for locating the aggressors. However, the two fault types in each fault group which cannot be distinguished by the proposed diagnosis algorithm have different aggressor activation states and aggressor positions. That is, the fault types can be identified once the aggressors are located. Therefore, one of major advantages of the proposed March-15N is that the faults in four groups can be distinguished by the algorithm in Phase 2. Thus our approach also can achieve 100% diagnostic resolution if the Phase 2 diagnosis procedure is executed. Compared with Diagnosis 2, if fault diagnosis and fault location of aggressors are required, the Diagnosis 2 and the proposed approach need (17N + 3mN) and (15N + 3mN) Read/Write operations to achieve the 100% fault diagnosis and aggressor location. Thus the proposed approach is better than Diagnosis 2 when both fault diagnosis and aggressor location are considered.
Based on the diagnosis results of Phase 1, the algorithm in Phase 2 can locate the aggressors of CFs. Diagnosis1 and Diagnosis 3 require 5N and 4N Read/Write operations to locate an aggressor. Diagnosis 2 and ours need the shortest test time to locate an aggressor. Note that the time for locating aggressors usually dominates the total diagnosis time. For example, if Diagnosis 1 is used to diagnose a memory and 10 CFs exist, then the time needed to locate the 10 aggressors of the CFs is 5N × 10 = 50N, which is much higher than its original 12N complexity. Figure 6 shows the diagnosis complexity corresponding to the number of CFs. As the figure shows, our approach has the lowest complexity if the number of CFs is larger than three.
Finally, the diagnosis schemes for word-oriented memories are discussed. Although the approaches described above all can diagnose word-oriented memories, we only compare our approach with the Diagnosis 3 since the other approaches cannot locate the aggressor bit in an aggressor word. Diagnosis 3 needs (12 + 4m)N + 9(1 + log 2 B)m Read/Write operations to diagnose inter-word CFs and to locate aggressors of the detected inter-word CFs. But the proposed diagnosis scheme for word-oriented memories only needs (15 + 3m)N + 4 log 2 Bm Read/Write operations. Apparently, if the number of CFs in the diagnosed memory is larger than 3, the complexity of Diagnosis 3 is larger than ours. Table 10 summarizes the comparison results of complexity for a 256 K-bit RAM with different configurations and various numbers of CFs. As the table shows, our algorithm has the lower complexity for all cases.
Conclusions
In this paper, an efficient diagnosis scheme for memories has been proposed. A March-15N algorithm has been proposed for fault detection and partial diagnosis of CFs in RAMs. Then a 3N March-like algorithm also has been proposed to locate the aggressors bits of CFs in RAMs. Moreover, the 3N March-like algorithm also can identify the CFs which are not distinguished by the March-15N algorithm. Thus full diagnosis and aggressor location can be completed with 15N + 3mN Read/Write operations for a RAM with m CFs. Finally, a March-like algorithm has been proposed for locating the aggressor bit in an aggressor word with 4 log 2 B Read/Write operations, where B is the word width. Compared with the previous fault location and diagnosis algorithms, the proposed diagnosis algorithms have higher diagnostic resolution and lower time complexity. We also have implemented a BISD design for the proposed diagnosis algorithms. Experimental results show that the area overhead is small -only about 2.17% and 0.42% for 16 K×8-bit and 16 K×128-bit SRAMs, respectively.
